

TECHNICAL MANUAL

**ORGANIZATIONAL MAINTENANCE MANUAL
ELECTRONIC CIRCUIT PLUG-IN
UNIT TEST SET TS-3317 EQUIPMENT MAINTENANCE**

**EXPANDED TROUBLESHOOTING
(LOGIC DIAGRAMS)**

**GUIDED MISSILE AIR DEFENSE SYSTEM
AN/TSQ-73**

HEADQUARTERS, DEPARTMENT OF THE ARMY

3 DECEMBER 1982

CHANGE
No. 2

HEADQUARTERS
DEPARTMENT OF THE ARMY
Washington, DC, 30 May 1984

Organizational Maintenance Manual: Electronic Circuit Plug-In Unit Test Set TS-3317

Expanded Troubleshooting (Logic Diagrams)

GUIDED MISSILE AIR DEFENSE SYSTEM AN/TSQ-73

TM 9-1430-655-20-9-3, 3 December 1982, is changed as follows:

1. Remove old pages and insert new pages as indicated below. New or changed material is indicated by the applicable change number, i.e., Change 1, at the bottom of the page adjacent to the page number. Revised text will have a vertical bar in the margin next to the changed area. Revised illustrations will have a suffix change letter added to the identification number.

Remove Pages
A/(B blank)
i and ii
FO-18 (sheet 1)

Insert Pages
A/(B blank)
i and ii
FO-18 (sheet 1)

2. File this change sheet in front of the publication for reference.

By Order of the Secretary of the Army:

JOHN A. WICKHAM, JR.
General, United States Army
Chief of Staff

Official:

ROBERT M. JOYCE
Major General, United States Army
The Adjutant General

Distribution:

To be distributed in accordance with DA Form 12-32, Section III, Organizational Maintenance requirements for AN/TSQ-73 Missile System.

CHANGE
No. 1

HEADQUARTERS
DEPARTMENT OF THE ARMY
Washington, DC, 30 November 1983

Organizational Maintenance Manual: Electronic Circuit Plug-In Unit Test Set TS-3317

Expanded Troubleshooting (Logic Diagrams)

GUIDED MISSILE AIR DEFENSE SYSTEM AN/TSQ-73

Current as of 2 May 1983

TM 9-1430-655-20-9-3, 3 December 1982, is changed as follows:

1. This change should not be posted until MWO-9-1425-655-50-1 has been accomplished.
2. Remove old pages and insert new pages as indicated below. New or changed material is indicated by the applicable change number, i.e., Change 1, at the bottom of the page adjacent to the page number. Revised text will have a vertical bar in the margin next to the changed area. Revised illustrations will have a suffix change letter added to the identification number.

Remove Pages

A/(B blank)
i and ii
FO-1
FO-18 (3 sheets)

Insert Pages

A/(B blank)
i and ii
FO-1
FO-18 (3 sheets)

3. File this change sheet in front of the publication for reference.

By Order of the Secretary of the Army:

JOHN A. WICKHAM, JR.
General, United States Army
Chief of Staff

Official.

ROBERT M. JOYCE
Major General, United States Army
The Adjutant General

Distribution:

To be distributed in accordance with DA Form 12-32, Section III, Organizational Maintenance requirements for AN/TSQ-73 Missile System.

WARNING

DANGEROUS VOLTAGE

is used in the operation of this equipment

DEATH ON CONTACT

may result if personnel fail to observe safety precautions

Never work on electronic equipment unless there is another person nearby who is familiar with the operation and hazards of the equipment and who is competent in administering first aid. When the technician is aided by operators, he must warn them about dangerous areas.

Whenever possible, the power supply to the equipment must be shut off before beginning work on the equipment. Take particular care to ground every capacitor likely to hold a dangerous potential. When working inside the equipment, after the power has been turned off, always ground every part before touching it.

Be careful not to contact high-voltage connections when installing or operating this equipment.

Whenever the nature of the operation permits, keep one-hand away from the equipment to reduce the hazard of current flowing through vital organs of the body.

WARNING

Do not be misled by the term "low voltage." Potentials as low as 50 volts may cause death under adverse conditions.

EXTREMELY DANGEROUS POTENTIALS

greater than 500 volts exist in the following units:

Display console high voltage power supply

Display console CRT

WARNING

For emergencies requiring immediate shutdown of system power, press SYSTEM POWER OFF switch located on power cabinet power transfer unit. Observe that SYSTEM POWER ON indicator light goes off.

a/(b blank)

LIST OF EFFECTIVE PAGES

Insert latest change pages, dispose of superseded pages in accordance with applicable regulations.

NOTE

The portion of the text affected by the latest change is indicated by a vertical line in the outer margins of the page.

Dates of issue for original and change pages are:

Original	0.....	3 Dec 82
Change	1.....	30 Nov 83

Change.....	2.....	30 May 84
-------------	--------	-----------

Page No.	*Draft Change
a	0
b Blank	0
A	2
B Blank	2
i	2
ii-v.....	0
vi Blank.....	0
FO-1	1
FO-2	0
FO-3	0
FO-4	0
FO-5	0
FO-6 (5 Sheets)	0
FO-7 (2 Sheets)	0
FO-8	0
FO-9 (2 Sheets)	0
FO-10	0
FO-11 (8 Sheets)	0
FO-12 (3 Sheets)	0
FO-13	0
FO-14 (2 Sheets)	0
FO-15 (7 Sheets)	0
FO-16	0
FO-17	0
FO-18 (Sheet 1)	2
FO-18 (Sheets 2, 3)	1
FO-19	0
FO-20 (2 Sheets)	0
FO-21 (4 Sheets)	0
FO-22	0
FO-23	0
FO-24 (3 Sheets)	0
FO-25 (2 Sheets)	0
FO-26 (2 Sheets)	0
FO-27	0

*Zero in this column indicates an original page.

Change 2 A/(B blank)

TECHNICAL MANUAL
NO. 9-1430-655-20-9-3

HEADQUARTERS
DEPARTMENT OF THE ARMY
Washington, D.C., 3 December 1982

**ORGANIZATION MAINTENANCE MANUAL: ELECTRONIC CIRCUIT PLUG-IN
UNIT TEST SET TS-3317**

GUIDED MISSILE AIR DEFENSE SYSTEM AN/TSQ-73

REPORTING ERRORS AND RECOMMENDING IMPROVEMENTS

You can help improve this publication. If you find any mistakes, or if you know of a way to improve the procedures, please let us know. Mail your Letter, DA Form 2028 (Recommended Changes to Publications and Blank Forms), or DA Form 2028-2 located in back of this manual direct to: Commander, U.S. Army Missile Command, ATTN: DRSMI-SNPM, Redstone Arsenal, AL 35898. A reply will be furnished to you.

TABLE OF CONTENTS

Chapter		Page
LIST OF ILLUSTRATIONS		iii
LIST OF TABLES		v
7	MODULE TEST SET EXPANDED TROUBLE-SHOOTING	7-1
	Section I. INTRODUCTION.....	7-1
7-1.	Scope	7-1
7-2.	Expanded Troubleshooting Concept	7-1
7-3.	Troubleshooting Aids	7-1
74.	Physical Description	7-1
7-5.	Circuit Card Location Index Tables and Key Signal Lookup Tables	7-4
	Section II. OVERALL THEORY OF OPERATION	7-140
7-6.	Overall Functional Description	7-140
	Section III. DETAILED DESCRIPTION	7-142
7-7.	General	7-142
7-8.	State Logic	7-142
7-9.	Special Card Test Logic.....	7-155
7-10.	Reset Logic	7-159
7-11.	Clock and Timing	7-163
7-12.	Test Probe Assembly	7-167
7-13.	Card ID Decoder Logic Detailed Description	7-167
7-14.	Card ID Random-To-Binary Logic	7-173
7-15.	Memory Y-Address	7-178

TABLE OF CONTENTS - Continued

Chapter		Page
7-16.	Circuit Test Complete Detector	7-178
7-17.	Test Pattern Memory	7-178
7-18.	Test Pattern Buffer Logic	7-186
7-19.	Circuit Mask Memory Control	7-186
7-20.	IC Enable Control Detailed Description	7-186
7-21.	Mask Memory Control	7-197
7-22.	Control Word Memory	7-198
7-23.	I/O Mask Memory Detailed Description	7-198
7-24.	Card ID Decode for Clock Insertion	7-198
7-25.	Test Clock Control Logic	7-213
7-26.	Probe Control Logic	7-219
7-27.	Data Compare Logic	7-219
7-28.	Error Detection	7-220
7-29.	Lamp Driver Logic	7-226
7-30.	Lamp Test Logic	7-226
7-31.	MTS Interface	7-234
7-32.	Self-Test Logic	7-234
Section IV.	POWER DISTRIBUTION	7-243
7-33.	Power Distribution	7-243

LIST OF ILLUSTRATIONS

Figure	Title	Page
7-1.	Module Test Set Major Assemblies	7-2
7-2.	Module Test Set Accessories and Adapters	7-3
7-3.	Front Panel Assembly	7-8
7-4.	Module Test Set Digital and Analog Card Racks	7-9
7-5.	MTS Circuit Card Location	7-10
7-6.	Module Test Set Cabling Diagram.....	7-15
7-7.	Module Test Set Block Diagram	7-141
7-8.	MTS Functional Block Diagram	7-143
7-9.	State Logic Block Diagram	7-145
7-10.	State Input Logic Timing Diagram	7-149
7-11.	Continuity Test Timer Timing Diagram	7-151
7-12.	IOC Error Logic Timing Diagram	7-153
7-13.	Special Card Test Logic Block Diagram	7-157
7-14.	Reset Logic Block Diagram	7-161
7-15.	Clock and Timing Functional Block Diagram	7-165
7-16.	Timing Generator Timing Diagram	7-168
7-17.	Test Probe Functional Block Diagram	7-169
7-18.	Card ID Decoder Block Diagram	7-171
7-19.	Card ID Random-to-Binary Block Diagram	7-175
7-20.	Self-Test Card ID Timing Diagram	7-177
7-21.	Memory Y-Address Block Diagram	7-179
7-22.	Memory Y-Address Counter Control Timing Diagram	7-181
7-23.	Circuit Test Complete Detector Block Diagram	7-183
7-24.	Circuit Test Complete Detector Timing Diagram	7-184
7-25.	Test Pattern Memory Block Diagram	7-185
7-26.	Test Pattern Buffer Block Diagram	7-187
7-27.	Circuit Mask Memory Block Diagram.....	7-189
7-28.	IC Circuit Counter Timing Diagram	7-191
7-29.	IC Enable Control Block Diagram	7-193
7-30.	IC Counter Control Timing Diagram	7-195
7-31.	IC Counter Timing Diagram	7-199
7-32.	Circuits Counter Timing Diagram	7-201
7-33.	Mask Memory Control Block Diagram	7-203
7-34.	Control Word Memory Block Diagram.....	7-205
7-35.	Control Word A and B ROM Storage Simplified Block Diagram	7-207
7-36.	1/O Mask Memory Block Diagram	7-209
7-37.	Card ID Decode for Clock Insertion Block Diagram	7-211
7-38.	Test Clock Control Block Diagram	7-215
7-39.	Test Clock Control Timing Diagram	7-217
7-40.	Probe Control Logic Block Diagram	7-221
7-41.	Data Compare Logic Block Diagram	7-223
7-42.	Error Detection Block Diagram	7-225
7-43.	Lamp Driver Logic Block Diagram.....	7-229
7-44.	Relationship of Signal Mnemonics to Front Panel Error Lamps	7-231
7-45.	Lamp Test Logic Block Diagram.....	7-232
7-46.	Typical Lamp Test Circuit Simplified Schematic	7-233
7-47.	Self-Test Logic Functional Block Diagram	7-237


LIST OF ILLUSTRATIONS - Continued

Figure	Title	Page
748.	Self-Test Control Logic and 72 Clock-Pulse Generator Timing Diagram	7-239
749.	Self-Test Pattern Check Sum Timing Diagram and Truth Table	7-241
7-50.	Self-Test Error Example	7-242
7-51.	Power Distribution Block Diagram	7-243
FO-1.	Card ID Decoder Logic Diagram	
FO-2.	Card ID Random to Binary Logic Diagram	
FO-3.	Circuit Mask Memory Control Log Diagram	
FO-4.	Memory Y Address Logic Diagram	
FO-5.	IC Enable Control Logic Diagram	
FO-6.	Mask Memory Control Logic Diagram	
FO-7.	I/O Mask Memory Logic Diagram	
FO-8.	Circuit Test Complete Detector Logic Diagram	
FO-9.	Clock and Timing Logic Diagram	
FO-10.	Test Pattern Buffer Logic Diagram	
FO-11.	Test Pattern Memory Logic Diagram	
FO-12.	Control Word Memory Logic Diagram	
FO-13.	Test Clock Control Logic Diagram	
FO-14.	Self Test Logic Diagram	
FO-15.	Probe Control Logic Diagram	
FO-16.	Card ID Decode for Clock Insertion Logic Diagram	
FO-17.	Error Detection Logic Diagram	
FO-18.	State Logic Diagram	
FO-19.	Special Card Test Logic Diagram	
FO-20.	Lamp Driver Logic Diagram	
FO-21.	Data Compare Logic Diagram	
FO-22.	Reset Logic Diagram	
FO-23.	Lamp Test Logic Diagram	
FO-24.	Front Panel Schematic Diagram	
FO-25.	Power Distribution Diagram	
FO-26.	Probe Assembly Schematic Diagram	
FO-27.	MTS Test Interface Connector Diagram	

LIST OF TABLES


Table	Title	Page
7-1.	AN/TSQ-73 Major Equipment Cross-Reference	74
7-2.	Module Test Set, Major Assembly Cross-Reference	7-7
7-3.	Module Test Set, Circuit Card Location	7-11
7-4.	Left Hand Digital Card Rack Card Location Index	7-17
7-5.	Right Hand Digital Card Rack Card Location Index	7-19
7-6.	Analog Card Rack Card Location Index	7-21
7-7.	Left Hand Digital Card Cage Key Signal Lookup	7-22
7-8.	Right Hand Digital Card Cage Key Signal Lookup	7-51
7-9.	Analog Assembly Key Signal Lookup	7-86
7-10.	MTS Interconnecting Key Signal Lookup	7-113
7-11.	Test Probe Assembly Key Signal Lookup	7-133
7-12.	Display Reset Latch Truth Table	7-163
7-13.	Repeat Cycle Latch and FF Truth Table	7-163
7-14.	Clock Select Truth Table	7-167
7-15.	Card ID Decoder Truth Table	7-174
7-16.	Strobe Generator Truth Table	7-208
7-17.	Special Card Test Control Logic, Truth Table	7-213
7-18.	Control Logic for Single Card Test +5v Supply, Truth Table	7-214
7-19.	Error Detection Truth Table	7-227
7-20.	Lamp Test Signals for Related Indicators	7-235

v/(vi blank)



INPUT	FO-SH
HAFTB0	5
HBB210	1
HBB220	1
HBB230	1
HBB240	1
HBB250	1
HBB260	1
HBK10	45
HBST7P	18-1

OUTPUT	FO-SH
HBCTAV	22
HBFB1P	22
HBTAOV	9-1
HBK10	18-3
HBJAGAV	17
HBST7P	18-1




NOTES: UNLESS OTHERWISE SPECIFIED
 1. PARTIAL REFERENCE DESIGNATIONS
 ARE SHOWN; FOR COMPLETE
 DESIGNATIONS, PREFIX WITH
 APPLICABLE UNIT NUMBER AND
 ASSEMBLY DESIGNATOR.
 2. DEFINITIONS FOR SYMBOLS SHOWN
 ARE AS FOLLOWS:
 ▲ INPUT FROM ANOTHER FIGURE
 ▲ INPUT FROM SAME FIGURE
 ■ OUTPUT TO ANOTHER FIGURE
 ☐ OUTPUT TO BOTH SAME AND
 ANOTHER FIGURE
 □ OUTPUT TO SAME FIGURE
 3. REFER TO TABLES 7-4, 7-5, AND 7-6
 FOR CIRCUIT CARD LOCATIONS.
 4. REFER TO TABLES 7-7, 7-8, AND 7-9
 FOR CIRCUIT CARD TEST POINTS.
 5. REFER TO INDEX DISTRIBUTION FOR
 DOCUMENT AND GROUP REPORTS.
 6. CIRCUIT SYMBOLS INCLUDE CARD
 LOCATION AND CIRCUIT PIN NUMBERS.

MS 428178


FO-2. Card ID Random to Binary Logic Diagram

FO-2. Card ID Random to Binary Logic Diagram




FO-3. Circuit Mask Memory Control Logic Diagram


MS 428179




D-4. Memory Y Address Logic Diagram




FO-5. IC Enable Control Logic Diagram



. Mask Memory Control Logic Diagram (Sheet 1 of 5)




FO-6. Mask Memory Control Logic Diagram (Sheet 2 of 5)




FO-6. Mask Memory Control Logic Diagram (Sheet 3 of 5)

MS 428184








FO-6. Mask Memory Control Logic Diagram (Sheet 4 of 5)




MS 428186

FO-6. Mask Memory Control Logic Diagram (Sheet 5 of 5)



I/O Mask Memory Logic Diagram (Sheet 1 of 2)




MS 428188

FO-7. I/O Mask Memory Logic Diagram (Sheet 2 of 2)

INPUT	FO-SH
HBMYB1U	4
HBMYB2U	4
HBMYB3U	4
HBMYB4U	4
HBMR10V	14-2
HBTE60V	9-2
HBC1OB1	2
HBC1IB1	2
HBC12B1	2
HBC13B1	2
HBC14B1	2
HBC15B1	2
HBLAFO	13
HBMYC1U	4
HBMYC2U	4
HBTE5A	9-2
HBTE80V	9-2


OUTPUT	FO-SH
HBHAI A	4
HBHAI OV	5




- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATOR.
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - ☒ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE - REFER TO TABLES 7-4, 7-5, AND 7-6 FOR CIRCUIT CARD LOCATIONS.
 - REFER TO TABLES 7-7, 7-8, AND 7-9 FOR CIRCUIT CARD TEST POINTS.
 - REFER TO POWER DISTRIBUTION FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATION AND CIRCUIT PIN NUMBERS.

FO-8. Circuit Test Complete Detector Logic Diagram

INPUT	FO-SH
OUTPUT	FO-SH
HBSA1Q	14-2
HBWA1A	16
HBCTP	14-2
HBFFCAV	22
HBFA0	17
HBRSAAV	18-1
HBSA1P	14-2
HBWAX0V	16
HBGN10V	23
HBGN20V	23
HBGN30V	23
HBGN40V	23
HBC20	14-2
HBTE10V	13
HBTE2A	4, 18-2
HBTE3A	5, 10
HBTE40V	12-2
HBTE60V	13
HBTE60V	8, 13
HBTE7A	13
HBTE70V	13, 14-2
HBTE80V	4, 13
HBTA0V	2, 18-3
HBTC0V	14-2
HBTC40V	5
HBTE5A	14-2
HBTE20V	8
HB5000V	18-2
HBTE8A	18-2
HBTD21E	18-2




FO-9. Clock and Timing Logic Diagram (Sheet 1 of 2)



MS 428191

FO-9. Clock and Timing Logic Diagram (Sheet 2 of 2)

INPUT	FO-SH
H8TE3A	9-2
HCD000	11-8
HCD010	11-1, 11-7
HCD020	11-1, 11-7
HCD030	11-1, 11-7
HCD040	11-1, 11-7
HCD050	11-1, 11-7
HCD060	11-1, 11-7
HCD070	11-1, 11-7
HCD080	11-2, 11-8
HCD090	11-2, 11-8
HCD100	11-2, 11-8
HCD110	11-2, 11-8
HCD120	11-2, 11-8
HCD130	11-2, 11-8
HCD140	11-2, 11-8
HCD150	11-2, 11-8
HCD160	11-2, 11-8
HCD170	11-3, 11-8
HCD180	11-3, 11-8
HCD190	11-3, 11-8
HCD200	11-3, 11-8
HCD210	11-3, 11-8
HCD220	11-3, 11-8
HCD230	11-3, 11-8
HCD240	11-4, 11-8
HCD250	11-4
HCD260	11-4
HCD270	11-4
HCD280	11-4
HCD290	11-4
HCD300	11-4
HCD310	11-4
HCD320	11-5
HCD330	11-5
HCD340	11-5
HCD350	11-5
HCD360	11-5
HCD370	11-5
HCD380	11-5
HCD390	11-5
HCD400	11-6
HCD410	11-6
HCD420	11-6
HCD430	11-6
HCD440	11-6
HCD450	11-6
HCD460	11-6
HCD470	11-6
HCD480	11-7
HCD490	11-7
HCD500	11-7
HCD510	11-7
HCD520	11-7
HCD530	11-7
HCD540	11-7
HCD550	11-7
HCD560	11-8
HCD570	11-8
HCD580	11-8
HCD590	11-8
HCD600	11-8



FO-10. Test Pattern Buffer Logic Diagram





NOTES:

- 1. UNLESS OTHERWISE SPECIFIED, REFERENCE DESIGNATIONS ARE SHOWN FOR DESIGNATION PREFIX WITH APPLICABLE UNIT NUMBER AND ASSOCIATED CIRCUIT.
- 2. DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS.


▲ INPUT FROM ANOTHER FIGURE
 ▲ INPUT FROM SAME FIGURE
 ■ OUTPUT TO ANOTHER FIGURE
 □ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 □ OUTPUT TO SAME FIGURE

3. REFER TO TABLES 7-7-7, 7-7-8, AND 7-6 FOR CIRCUIT CARD LOCATION.
 4. REFER TO TABLES 7-7-7-8, AND 7-9 FOR CIRCUIT CARD TEST POINTS.
 5. REFER TO TABLE 7-7-7-9 FOR DC POWER AND GROUND CIRCUITS.
 6. CIRCUIT SYMBOLS INCLUDE CARD LOCATION AND CIRCUIT PIN NUMBERS.

MS 428192




O-11. Test Pattern Memory Logic Diagram (Sheet 1 of 8)




FO-11. Test Pattern Memory Logic Diagram (Sheet 2 of 8)

MS 428194




MS 428195

FO-11. Test Pattern Memory Logic Diagram (Sheet 3 of 8)




MS 428196

FO-11. Test Pattern Memory Logic Diagram (Sheet 4 of 8)




MS 428197

FO-11. Test Pattern Memory Logic Diagram (Sheet 5 of 8)




FO-11. Test Pattern Memory Logic Diagram (Sheet 6 of 8)



FO-11. Test Pattern Memory Logic Diagram (Sheet 7 of 8)



MS 428211



FO-11. Test Pattern Memory Logic Diagram (Sheet 8 of 8)

INPUT	FO-SH
HBK010V	3
HBK020V	3
HBK030V	3
HBK040V	3
HBK050V	3
HBK060V	3
HBK070V	3
HBK080V	3
HBRM10V	14-2
HBTE3A	9-2
HBYA10V	4
HBYA20V	4
HBYA30V	4
HBYA40V	4
HBYB10V	4
HBYB20V	4
HBYB30V	4
HBYB40V	4
HBYB50V	4
HBYB60V	4
HBK000V	3
HBYA50V	4
HBYA60V	4


OUTPUT	FO-SH
HBCA1B1	13
HBCA2B1	13
HBCA3B1	13
HBCA4B1	13
HBCA5B1	13
HBCA6B1	13
HBCA7B1	13
HBCA8B1	13
HBCB1B1	13
HBCB2B1	13
HBCB3B1	13
HBCB4B1	13
HBCB5B1	13
HBCB6B1	13
HBCB7B1	13
HBCB8B1	13
HBCWD1E	13
HBCRAV	4



- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATOR.
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLES 7-4, 7-5, AND 7-6 FOR CIRCUIT CARD LOCATIONS.
 - REFER TO TABLES 7-7, 7-8, AND 7-9 FOR CIRCUIT CARD TEST POINTS.
 - REFER TO POWER DISTRIBUTION FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATION AND CIRCUIT PIN NUMBERS.
 - SIGNAL LINES WITH LIKE NAMES ARE COMMON TO THE OUTPUT LINES ON SHEET ONE AND COMprise A WIRE-OR FUNCTION.


MS 428200

FO-12. Control Word Memory Logic Diagram (Sheet 1 of 3)





FO-12. Control Word Memory Logic Diagram (Sheet 2 of 3)

MS 428201




MS 428202







14 Self Test Logic Diagram (Sheet 1 of 2)




FO-14 Self Test Logic Diagram (Sheet 2 of 2)




Probe Control Logic Diagram (Sheet 1 of 7)



FO-15. Probe Control Logic Diagram (Sheet 2 of 7)




FO-15. Probe Control Logic Diagram (Sheet 3 of 7)




FO-15. Probe Control Logic Diagram (Sheet 4 of 7)

MS 428209




FO-15. Probe Control Logic Diagram (Sheet 5 of 7)




FO-15. Probe Control Logic Diagram (Sheet 6 of 7)


MS 428292



FO-15. Probe Control Logic Diagram (Sheet 7 of 7)



FO-16. Card ID Decode for Clock Insertion Logic Diagram



FO-17. Error Detection Logic Diagram


ES: UNLESS OTHERWISE SPECIFIED

1. PARTIAL REFERENCE DESIGNATIONS
ARE SHOWN; FOR COMPLETE
DESIGNATIONS, PREFIX WITH
APPLICABLE UNIT NUMBER AND
ASSEMBLY DESIGNATOR.
2. DESIGNATIONS FOR SYMBOLS, SIGNAL


- ES: UNLESS OTHERWISE SPECIFIED

 - PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATOR.
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - INPUT FROM ANOTHER FIGURE
 - INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLES 7-4, 7-5, AND 7-6 FOR CIRCUIT CARD LOCATIONS.
 - REFER TO TABLES 7-7, 7-8, AND 7-9 FOR CIRCUIT CARD TEST POINTS.
 - REFER TO POWER DISTRIBUTION FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATION AND CIRCUIT PIN NUMBERS.


MS 428212






FO-18. State Logic Diagram (Sheet 1 of 3)
Change 2



FO-18. State Logic Diagram (Sheet 2 of 2) Change 1




MS 428224



NOTES: UNLESS OTHERWISE SPECIFIED

1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN: FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATOR.
 2. DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - INPUT FROM ANOTHER FIGURE
 - INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 3. REFER TO TABLES 7-4, 7-5, AND 7-6 FOR CIRCUIT CARD LOCATIONS.
 4. REFER TO TABLES 7-7, 7-8, AND 7-9 FOR CIRCUIT CARD TEST POINTS.
 5. REFER TO POWER DISTRIBUTION FOR DC POWER AND GROUND CIRCUITS.
 6. CIRCUIT SYMBOLS INCLUDE CARD LOCATION AND CIRCUIT PIN NUMBERS.

FO-20. Lamp Driver Logic Diagram (Sheet 1 of 2)





MS 428295

FO-20. Lamp Driver Logic Diagram (Sheet 2 of 2)


INPUT	F0-SH	INPUT	F0-SH	INPUT	F0-SH	INPUT	F0-SH
HADAO	15-2	HAG03V	6-5	HAG02V	6-5	HAG03V	6-5
HADABO	15-2	HAG04V	6-5	HAG02V	7-1	HAG02V	5-8
HADACO	15-2	HAG05V	6-1	HAG02V	7-1	HAG02V	7-1
HADAE	15-2	HAG06V	6-1	HAG02V	7-1	HAG02V	7-1
HADAF	15-2	HAG07V	6-1	HAG02V	7-1	HAG02V	7-1
HADAO	15-3	HAG08V	6-1	HAG02V	7-1	HAG02V	7-1
HADAN	15-3	HAG09V	6-1	HAG02V	7-1	HAG02V	7-1
HADAO	15-3	HAG10V	6-1	HAG02V	7-1	HAG02V	7-1
HADAMO	15-2	HAG11V	6-1	HAG02V	7-1	HAG02V	7-1
HADAMO	15-2	HAG12V	6-1	HAG02V	7-1	HAG02V	7-1
HADAMO	15-2	HAG13V	6-1	HAG02V	7-1	HAG02V	7-1
HADAMO	15-2	HAG14V	6-1	HAG02V	7-1	HAG02V	7-1
HADAMO	15-2	HAG15V	6-1	HAG02V	7-1	HAG02V	7-1
HADAMO	15-2	HAG16V	6-1	HAG02V	7-1	HAG02V	7-1
HADAMO	15-2	HAG17V	6-2	HAG02V	7-1	HAG02V	7-1
HADAMO	15-4	HAG18V	6-2	HAG02V	7-1	HAG02V	7-1
HADAMO	15-3	HAG19V	6-2	HAG02V	7-1	HAG02V	7-1
HADAMO	15-3	HAG20V	6-2	HAG02V	7-1	HAG02V	7-1
HADAMO	15-3	HAG21V	6-2	HAG02V	7-1	HAG02V	7-1
HADAMO	15-3	HAG22V	6-2	HAG02V	7-1	HAG02V	7-1
HADAMO	15-3	HAG23V	6-2	HAG02V	7-1	HAG02V	7-1
HADAMO	15-4	HAG25V	6-2	HAG02V	7-1	HAG02V	7-1
HADAMO	15-4	HAG27V	6-2	HAG02V	7-1	HAG02V	7-1
HADAMO	15-4	HAG28V	6-2	HAG02V	7-1	HAG02V	7-1
HADAMO	15-4	HAG29V	6-2	HAG02V	7-1	HAG02V	7-1
HADAMO	15-5	HAG30V	6-2	HAG02V	7-1	HAG02V	7-1
HADAMO	15-5	HAG31V	6-2	HAG02V	7-1	HAG02V	7-1
HADAMO	15-5	HAG32V	6-2	HAG02V	7-1	HAG02V	7-1
HADAMO	15-4	HAG33V	6-3	HAG02V	7-1	HAG02V	7-1
HADAMO	15-4	HAG34V	6-3	HAG02V	7-1	HAG02V	7-1
HADAMO	15-4	HAG35V	6-3	HAG02V	7-1	HAG02V	7-1
HADAMO	15-4	HAG36V	6-3	HAG02V	7-1	HAG02V	7-1
HADAMO	15-4	HAG37V	6-3	HAG02V	7-1	HAG02V	7-1
HADAMO	15-4	HAG38V	6-3	HAG02V	7-1	HAG02V	7-1
HADAMO	15-4	HAG39V	6-3	HAG02V	7-1	HAG02V	7-1
HADAMO	15-5	HAG40V	6-3	HAG02V	7-1	HAG02V	7-1
HADAMO	15-5	HAG41V	6-3	HAG02V	7-1	HAG02V	7-1
HADAMO	15-5	HAG42V	6-3	HAG02V	7-1	HAG02V	7-1
HADAMO	15-5	HAG43V	6-3	HAG02V	7-1	HAG02V	7-1
HADAMO	15-5	HAG44V	6-3	HAG02V	7-1	HAG02V	7-1
HADAMO	15-5	HAG45V	6-3	HAG02V	7-1	HAG02V	7-1
HADAMO	15-5	HAG46V	6-3	HAG02V	7-1	HAG02V	7-1
HADAMO	15-5	HAG47V	6-3	HAG02V	7-1	HAG02V	7-1
HADAMO	15-5	HAG48V	6-3	HAG02V	7-1	HAG02V	7-1
HADAMO	15-5	HAG49V	6-4	HAG02V	7-1	HAG02V	7-1
HADAMO	15-6	HAG50V	6-4	HAG02V	7-1	HAG02V	7-1
HADAMO	15-6	HAG51V	6-4	HAG02V	7-1	HAG02V	7-1
HADAMO	15-6	HAG52V	6-4	HAG02V	7-1	HAG02V	7-1
HADAMO	15-7	HAG53V	6-4	HAG02V	7-1	HAG02V	7-1
HADAMO	15-7	HAG54V	6-4	HAG02V	7-1	HAG02V	7-1
HADAMO	15-7	HAG55V	6-4	HAG02V	7-1	HAG02V	7-1
HADAMO	15-7	HAG56V	6-4	HAG02V	7-1	HAG02V	7-1
HADAMO	15-7	HAG57V	6-4	HAG02V	7-1	HAG02V	7-1
HADAMO	15-7	HAG58V	6-4	HAG02V	7-1	HAG02V	7-1
HADAMO	15-7	HAG59V	6-4	HAG02V	7-1	HAG02V	7-1
HADAMO	15-6	HAG60V	6-4	HAG02V	7-1	HAG02V	7-1
HADAMO	15-6	HAG61V	6-4	HAG02V	7-1	HAG02V	7-1
HADAMO	15-6	HAG62V	6-4	HAG02V	7-1	HAG02V	7-1
HADAMO	15-7	HAG63V	6-4	HAG02V	7-1	HAG02V	7-1
HADAMO	15-7	HAG64V	6-4	HAG02V	7-1	HAG02V	7-1
HADAMO	15-7	HAG65V	6-5	HAG02V	7-1	HAG02V	7-1
HADAMO	15-7	HAG66V	6-5	HAG02V	7-1	HAG02V	7-1
HADAMO	15-7	HAG67V	6-5	HAG02V	7-1	HAG02V	7-1
HADAMO	15-7	HAG68V	6-5	HAG02V	7-1	HAG02V	7-1
HADAMO	15-7	HAG69V	6-5	HAG02V	7-1	HAG02V	7-1
HAGM1A	6-4	HAG70V	6-5	HAG02V	7-1	HAG02V	7-1

INPUT F0-SH







FO-21. Data Compare Logic Diagram (Sheet 2 of 4)



FO-21 Data Compare Logic Diagram (Sheet of 3 of 4)




FO-21. Data Compare Logic Diagram (Sheet 4 of 4)



FO-22. Reset Logic Diagram

INPUT	FO-SH
HBJRC6	17
HBJAP0V	17
HBJAQD6	17
HBJAR0V	17
HBJASD6	17
HBMY1AV	4
HBMY2AV	4
HBMY3AV	4
HBMY4AV	4
HBMY5AV	4
HBMY6AV	4
HBCSTD6	2
WBLTEA1	24
WBCLTA6	24
WBDLTA6	24
HLFTFA6	24

OUTPUT	FO-SH
HAGN50V	3
HAGN60V	9-1, 14-1
HBN10V	9-1, 14-2
HCF0Z2	14-1, 14-2
HCF0Z3	16, 18-2
HCF0Z4	14-2, 18-2
HCF0Z5	14-1, 14-2
HCF0Z6	18-2
HCF0Z7	14-1
HCF0Z8	11-1 THRU
HCF0Z9	11-8
HCF0Z10	11-1 THRU
HCF0Z11	11-8
HCF0Z12	11-1 THRU
HCF0Z13	11-8
HCF0Z14	11-1
HCF0Z15	11-8
HCF0Z16	11-1
HCF0Z17	11-8
HCF0Z18	11-1
HCF0Z19	11-8
HCF0Z20	11-1
HCF0Z21	11-8
HCF0Z22	11-1
HCF0Z23	11-8
HCF0Z24	11-1
HCF0Z25	11-8
HCF0Z26	11-1
HCF0Z27	11-8
HCF0Z28	11-1
HCF0Z29	11-8
HCF0Z30	11-1
HCF0Z31	11-8
HCF0Z32	11-1
HCF0Z33	11-8
HCF0Z34	11-1
HCF0Z35	11-8
HCF0Z36	11-1
HCF0Z37	11-8
HCF0Z38	11-1
HCF0Z39	11-8
HCF0Z40	11-1
HCF0Z41	11-8
HCF0Z42	11-1
HCF0Z43	11-8
HCF0Z44	11-1
HCF0Z45	11-8
HCF0Z46	11-1
HCF0Z47	11-8
HCF0Z48	11-1
HCF0Z49	11-8
HCF0Z50	11-1
HCF0Z51	11-8
HCF0Z52	11-1
HCF0Z53	11-8
HCF0Z54	11-1
HCF0Z55	11-8
HCF0Z56	11-1
HCF0Z57	11-8
HCF0Z58	11-1
HCF0Z59	11-8
HCF0Z60	11-1
HCF0Z61	11-8
HCF0Z62	11-1
HCF0Z63	11-8
HCF0Z64	11-1
HCF0Z65	11-8
HCF0Z66	11-1
HCF0Z67	11-8
HCF0Z68	11-1
HCF0Z69	11-8
HCF0Z70	11-1
HCF0Z71	11-8
HCF0Z72	11-1
HCF0Z73	11-8
HCF0Z74	11-1
HCF0Z75	11-8
HCF0Z76	11-1
HCF0Z77	11-8
HCF0Z78	11-1
HCF0Z79	11-8
HCF0Z80	11-1
HCF0Z81	11-8
HCF0Z82	11-1
HCF0Z83	11-8
HCF0Z84	11-1
HCF0Z85	11-8
HCF0Z86	11-1
HCF0Z87	11-8
HCF0Z88	11-1
HCF0Z89	11-8
HCF0Z90	11-1
HCF0Z91	11-8
HCF0Z92	11-1
HCF0Z93	11-8
HCF0Z94	11-1
HCF0Z95	11-8
HCF0Z96	11-1
HCF0Z97	11-8
HCF0Z98	11-1
HCF0Z99	11-8
HCF0Z100	11-1
HCF0Z101	11-8
HCF0Z102	11-1
HCF0Z103	11-8
HCF0Z104	11-1
HCF0Z105	11-8
HCF0Z106	11-1
HCF0Z107	11-8
HCF0Z108	11-1
HCF0Z109	11-8
HCF0Z110	11-1
HCF0Z111	11-8
HCF0Z112	11-1
HCF0Z113	11-8
HCF0Z114	11-1
HCF0Z115	11-8
HCF0Z116	11-1
HCF0Z117	11-8
HCF0Z118	11-1
HCF0Z119	11-8
HCF0Z120	11-1
HCF0Z121	11-8
HCF0Z122	11-1
HCF0Z123	11-8
HCF0Z124	11-1
HCF0Z125	11-8
HCF0Z126	11-1
HCF0Z127	11-8
HCF0Z128	11-1
HCF0Z129	11-8
HCF0Z130	11-1
HCF0Z131	11-8
HCF0Z132	11-1
HCF0Z133	11-8
HCF0Z134	11-1
HCF0Z135	11-8
HCF0Z136	11-1
HCF0Z137	11-8
HCF0Z138	11-1
HCF0Z139	11-8
HCF0Z140	11-1
HCF0Z141	11-8
HCF0Z142	11-1
HCF0Z143	11-8
HCF0Z144	11-1
HCF0Z145	11-8
HCF0Z146	11-1
HCF0Z147	11-8
HCF0Z148	11-1
HCF0Z149	11-8
HCF0Z150	11-1
HCF0Z151	11-8
HCF0Z152	11-1
HCF0Z153	11-8
HCF0Z154	11-1
HCF0Z155	11-8
HCF0Z156	11-1
HCF0Z157	11-8
HCF0Z158	11-1
HCF0Z159	11-8
HCF0Z160	11-1
HCF0Z161	11-8
HCF0Z162	11-1
HCF0Z163	11-8
HCF0Z164	11-1
HCF0Z165	11-8
HCF0Z166	11-1
HCF0Z167	11-8
HCF0Z168	11-1
HCF0Z169	11-8
HCF0Z170	11-1
HCF0Z171	11-8
HCF0Z172	11-1
HCF0Z173	11-8
HCF0Z174	11-1
HCF0Z175	11-8
HCF0Z176	11-1
HCF0Z177	11-8
HCF0Z178	11-1
HCF0Z179	11-8
HCF0Z180	11-1
HCF0Z181	11-8
HCF0Z182	11-1
HCF0Z183	11-8
HCF0Z184	11-1
HCF0Z185	11-8
HCF0Z186	11-1
HCF0Z187	11-8
HCF0Z188	11-1
HCF0Z189	11-8
HCF0Z190	11-1
HCF0Z191	11-8
HCF0Z192	11-1
HCF0Z193	11-8
HCF0Z194	11-1
HCF0Z195	11-8
HCF0Z196	11-1
HCF0Z197	11-8
HCF0Z198	11-1
HCF0Z199	11-8
HCF0Z200	11-1
HCF0Z201	11-8
HCF0Z202	11-1
HCF0Z203	11-8
HCF0Z204	11-1
HCF0Z205	11-8
HCF0Z206	11-1
HCF0Z207	11-8
HCF0Z208	11-1
HCF0Z209	11-8
HCF0Z210	11-1
HCF0Z211	11-8
HCF0Z212	11-1
HCF0Z213	11-8
HCF0Z214	11-1
HCF0Z215	11-8
HCF0Z216	11-1
HCF0Z217	11-8
HCF0Z218	11-1
HCF0Z219	11-8
HCF0Z220	11-1
HCF0Z221	11-8
HCF0Z222	11-1
HCF0Z223	11-8
HCF0Z224	11-1
HCF0Z225	11-8
HCF0Z226	11-1
HCF0Z227	11-8
HCF0Z228	11-1
HCF0Z229	11-8
HCF0Z230	11-1
HCF0Z231	11-8
HCF0Z232	11-1
HCF0Z233	11-8
HCF0Z234	11-1
HCF0Z235	11-8
HCF0Z236	11-1
HCF0Z237	11-8
HCF0Z238	11-1
HCF0Z239	11-8
HCF0Z240	11-1
HCF0Z241	11-8
HCF0Z242	11-1
HCF0Z243	11-8
HCF0Z244	11-1
HCF0Z245	11-8
HCF0Z246	11-1
HCF0Z247	11-8
HCF0Z248	11-1
HCF0Z249	11-8
HCF0Z250	11-1
HCF0Z251	11-8
HCF0Z252	11-1
HCF0Z253	11-8
HCF0Z254	11-1
HCF0Z255	11-8
HCF0Z256	11-1
HCF0Z257	11-8
HCF0Z258	11-1
HCF0Z259	11-8
HCF0Z260	11-1
HCF0Z261	11-8
HCF0Z262	11-1
HCF0Z263	11-8
HCF0Z264	11-1
HCF0Z265	11-8
HCF0Z266	11-1
HCF0Z267	11-8
HCF0Z268	11-1
HCF0Z269	11-8
HCF0Z270	11-1
HCF0Z271	11-8
HCF0Z272	11-1
HCF0Z273	11-8
HCF0Z274	11-1
HCF0Z275	11-8
HCF0Z276	11-1
HCF0Z277	11-8
HCF0Z278	11-1
HCF0Z279	11-8
HCF0Z280	11-1
HCF0Z281	11-8
HCF0Z282	11-1
HCF0Z283	11-8
HCF0Z284	11-1
HCF0Z285	11-8
HCF0Z286	11-1
HCF0Z287	11-8



-24. Front Panel Schematic Diagram (Sheet 1 of 3)


UNLESS OTHERWISE SPECIFIED

1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATOR.
2. DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:


- INPUT FROM ANOTHER FIGURE
- INPUT FROM SAME FIGURE
- OUTPUT TO ANOTHER FIGURE
- OUTPUT TO BOTH SAME AND ANOTHER FIGURE
- OUTPUT TO SAME FIGURE

3. REFER TO TABLES 7-4, 7-5, AND 7-6 FOR CIRCUIT CARD LOCATIONS.
4. REFER TO TABLES 7-7, 7-8, AND 7-9 FOR CIRCUIT CARD TEST POINTS.
5. REFER TO POWER DISTRIBUTION FOR DC POWER AND GROUND CIRCUITS.
6. CIRCUIT SYMBOLS INCLUDE CARD LOCATION AND CIRCUIT PIN NUMBERS.
7. CUT PLUGS INTO J6 FOR INDIVIDUAL CARD TEST.
8. PROBE ASSY P3 CONNECTED TO TB101 FOR SELF TEST.
9. PINS OF J7 USED AS TEST POINTS.
REFER TO KEY SIGNAL LOOKUP TABLES OF VOL. 2 FOR RELATED LOGIC DIAGRAM SHEET AND SIGNAL ORIGIN.
10. INDICATES EQUIPMENT MARKINGS.

S 428218




FO-24. Front Panel Schematic Diagram (Sheet 2 of 3)





MS 428223


FO-24. Front Panel Schematic Diagram (Sheet 3 of 3)




FO-25. Power Distribution Diagram (Sheet 1 of 2)




FO-25. Power Distribution Diagram (Sheet 2 of 2)



FO-26. Probe Assembly Schematic Diagram (Sheet 1 of 2)



D-26. Probe Assembly Schematic Diagram (Sheet 2 of 2)



FO-27. MTS Test Interface Connector Diagram

MS 428229

By Order of the Secretary of the Army:

E.C. MEYER
General, United States Army
Chief of Staff

Official:

Robert M. JOYCE
Major General, United States Army
The Adjutant General

Distribution:

To be distributed in accordance with DA Form 12-32, Section III, Organizational Maintenance requirements for AN/TSQ-73 Missile System.

* U.S. GOVERNMENT PRINTING OFFICE: 1993 - 646-027/867 Region #4

RECOMMENDED CHANGES TO EQUIPMENT TECHNICAL PUBLICATIONS

SOMETHING WRONG WITH PUBLICATION



THEN...JOT DOWN THE
DOPE ABOUT IT ON THIS FORM.
CAREFULLY TEAR IT OUT, FOLD IT
AND DROP IT IN THE MAIL.

FROM: (PRINT YOUR UNIT'S COMPLETE ADDRESS)

DATE SENT

PUBLICATION NUMBER

PUBLICATION DATE

PUBLICATION TITLE

BE EXACT PIN-POINT WHERE IT IS

IN THIS SPACE, TELL WHAT IS WRONG
AND WHAT SHOULD BE DONE ABOUT IT.

PAGE NO.	PARA-GRAPH	FIGURE NO.	TABLE NO.

PRINTED NAME, GRADE OR TITLE AND TELEPHONE NUMBER

SIGN HERE

THE METRIC SYSTEM AND EQUIVALENTS

NEAR MEASURE

Centimeter = 10 Millimeters = 0.01 Meters = 0.3937 Inches
 1 Meter = 100 Centimeters = 1000 Millimeters = 39.37 Inches
 1 Kilometer = 1000 Meters = 0.621 Miles

WEIGHTS

Gram = 0.001 Kilograms = 1000 Milligrams = 0.035 Ounces
 1 Kilogram = 1000 Grams = 2.2 lb.
 1 Metric Ton = 1000 Kilograms = 1 Megagram = 1.1 Short Tons

LIQUID MEASURE

1 Milliliter = 0.001 Liters = 0.0338 Fluid Ounces
 1 Liter = 1000 Milliliters = 33.82 Fluid Ounces

SQUARE MEASURE

1 Sq. Centimeter = 100 Sq. Millimeters = 0.155 Sq. Inches
 1 Sq. Meter = 10,000 Sq. Centimeters = 10.76 Sq. Feet
 1 Sq. Kilometer = 1,000,000 Sq. Meters = 0.386 Sq. Miles

CUBIC MEASURE

1 Cu. Centimeter = 1000 Cu. Millimeters = 0.06 Cu. Inches
 1 Cu. Meter = 1,000,000 Cu. Centimeters = 35.31 Cu. Feet

TEMPERATURE

$5/9(F - 32) = ^\circ C$
 212° Fahrenheit is equivalent to 100° Celsius

90° Fahrenheit is equivalent to 32.2° Celsius
 32° Fahrenheit is equivalent to 0° Celsius

$9/5C + 32 = ^\circ F$

APPROXIMATE CONVERSION FACTORS

TO CHANGE

Inches.....
 Feet.....
 Yards.....
 Miles.....
 Square Inches.....
 Square Feet.....
 Square Yards.....
 Square Miles.....
 Acres.....
 Cubic Feet.....
 Cubic Yards.....
 Fluid Ounces.....
 nts.....
 arts.....
 allons.....
 Ounces.....
 Pounds.....
 Short Tons.....
 Pound-Feet.....
 Pounds per Square Inch.....
 Miles per Gallon.....
 Miles per Hour.....

TO

Centimeters.....
 Meters.....
 Meters.....
 Kilometers.....
 Square Centimeters.....
 Square Meters.....
 Square Meters.....
 Square Kilometers.....
 Square Hectometers.....
 Cubic Meters.....
 Cubic Meters.....
 Milliliters.....
 Liters.....
 Liters.....
 Liters.....
 Grams.....
 Kilograms.....
 Metric Tons.....
 Newton-Meters.....
 Kilopascals.....
 Kilometers per Liter.....
 Kilometers per Hour.....

MULTIPLY BY

2.540
 0.305
 0.914
 1.609
 6.451
 0.093
 0.836
 2.590
 0.405
 0.028
 0.765
 29.573
 0.473
 0.946
 3.785
 28.349
 0.454
 0.907
 1.356
 6.895
 0.425
 1.609

TO CHANGE


Centimeters.....
 Meters.....
 Meters.....
 Kilometers.....
 Square Centimeters.....
 Square Meters.....
 Square Meters.....
 Square Kilometers.....
 Square Hectometers.....
 Cubic Meters.....
 Cubic Meters.....
 Milliliters.....
 Liters.....
 Liters.....
 ers.....
 ms.....
 ograms.....
 Metric Tons.....
 Newton-Meters.....
 Kilopascals.....
 Miles per Liter.....
 Miles per Hour.....

TO

Inches.....
 Feet.....
 Yards.....
 Miles.....
 Square Inches.....
 Square Feet.....
 Square Yards.....
 Square Miles.....
 Acres.....
 Cubic Feet.....
 Cubic Yards.....
 Fluid Ounces.....
 Pints.....
 Quarts.....
 Gallons.....
 Ounces.....
 Pounds.....
 Short Tons.....
 Pounds-Feet.....
 Pounds per Square Inch.....
 Miles per Gallon.....
 Miles per Hour.....

MULTIPLY BY

0.394
 3.280
 1.094
 0.621
 0.155
 10.764
 1.196
 0.386
 2.471
 35.315
 1.308
 0.034
 2.113
 1.057
 0.264
 0.035
 2.205
 1.102
 0.738
 0.145
 2.354
 0.621



PIN: 052196-002